资源与支持

SiFive 新闻中心

November 01, 2023

MEDIA ALERT: SiFive to Participate in Numerous Speaking Sessions and Sponsor Developer Zone at RISC-V Summit North America 2023

WHAT: SiFive will be onsite at the annual RISC-V Summit, scheduled for Nov. 6 – 8, 2023 in Santa Clara, CA. The Summit brings together the fast-growing RISC-V ecosystem for several days of discussion. SiFive’s Krste Asanović will deliver the RISC-V ISA: State of the Union in his keynote and will address recent developments in RISC-V standards and the roadmap for future advancements.

SiFive will also host a series of technical sessions on RISC-V cryptography extensions, RVV C intrinsic API v. 1.0, RISC-V N-Trace specifications, LLVM RISC-V compilers, and more. At the event, SiFive experts can speak to the company’s broad Core IP portfolio, including the company’s most recent products, the SiFive Performance P870 and SiFive Intelligence X390, which were designed to address new requirements for high-performance compute. SiFive is a sponsor of the Developer Zone where attendees can meet with SiFive technical experts and see the latest development boards.

Also make sure to check out SiFive’s speaking sessions at the show: • Monday, Nov. 6 (Member Day): • 1 p.m. PST: Member Day Session: Future Direction of RISC-V Cryptography Extensions – Richard Newell, Microchip Technology Inc & Nicholas Bruine, SiFive • 1:30 p.m. PST: Member Day Session: Unprivileged Specification ISA Committee – Krste Asanović, SiFive & Earl Killian, Aril Inc. • 2 p.m. PST: Member Day Session: Discovering the RVV C Intrinsic API v. 1.0 – Eop Chen, SiFive • 3 p.m. PST: Member Day Session: RISC-V N-Trace Specification – An Overview • Tuesday, Nov. 7: • 11:50 a.m. PST: Making LLVM RISC-V Compiler More Performant for Everyone SiFive • 2:35 p.m. PST: Challenges in Porting Android to RISC-V – Samuel Holland, SiFive • Wednesday, Nov. 8: • 9 a.m. PST: Keynote: RISC-V ISA: State of the Union – Krste Asanović, RISC-V founder, SiFIve Chief Architect & RISC-V International BOD

WHO: SiFive WHEN: Nov. 6-8, 2023

Schedule here.

WHERE: RISC-V Summit North America Santa Clara Convention Center 5001 Great America Parkway Santa Clara, California, 95054

Registration for the event is still open, register today.

See more information on SiFive’s market-leading RISC-V IP portfolio, please visit SiFive.com.

Read more SiFive news

SiFive 与 AMD 展开合作,优化基于 RISC-V 数据中心服务器的 AMD ROCm
新闻中心
SiFive 与 AMD 展开合作,优化基于 RISC-V 数据中心服务器的 AMD ROCm
本次合作融合了开源软件、AMD ROCm 生态系统的优势以及 RISC-V 开放标准架构的最佳特性,共同赋能下一代数据中心 AI 计算。两家公司将继续评估基于 RISC-V 架构服务器的 ROCm 优化方案,旨在提升处理速度,并在未来支持更多加速应用场景及更大规模的模型。
SiFive 推出 BigSky 开发服务器,加速 RISC-V 挺进数据中心
新闻中心
SiFive 推出 BigSky 开发服务器,加速 RISC-V 挺进数据中心
全新开发平台 SiFive BigSky 搭载 SiFive 最新 RISC-V CPU 技术,可帮助超大规模客户及生态系统合作伙伴开展软件移植、工作负载调优与验证测试等实操工作。
SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
新闻中心
SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
RISC-V 的黄金标准 SiFive, Inc. 今日宣布推出 SiFive Performance™ P570 Gen 3。这是其同类产品中功能最强大、效率最高的乱序执行处理器内核。P570 Gen 3 专为高要求的边缘 AI、高端消费电子及商用物联网应用打造。与广受欢迎的第一代 P550 相比,P570 Gen 3 的性能有着巨大的提升,并提供最新的 RVA23 ISA profile 支持。