资源与支持

SiFive 新闻中心

November 01, 2023

MEDIA ALERT: SiFive to Participate in Numerous Speaking Sessions and Sponsor Developer Zone at RISC-V Summit North America 2023

WHAT: SiFive will be onsite at the annual RISC-V Summit, scheduled for Nov. 6 – 8, 2023 in Santa Clara, CA. The Summit brings together the fast-growing RISC-V ecosystem for several days of discussion. SiFive’s Krste Asanović will deliver the RISC-V ISA: State of the Union in his keynote and will address recent developments in RISC-V standards and the roadmap for future advancements.

SiFive will also host a series of technical sessions on RISC-V cryptography extensions, RVV C intrinsic API v. 1.0, RISC-V N-Trace specifications, LLVM RISC-V compilers, and more. At the event, SiFive experts can speak to the company’s broad Core IP portfolio, including the company’s most recent products, the SiFive Performance P870 and SiFive Intelligence X390, which were designed to address new requirements for high-performance compute. SiFive is a sponsor of the Developer Zone where attendees can meet with SiFive technical experts and see the latest development boards.

Also make sure to check out SiFive’s speaking sessions at the show: • Monday, Nov. 6 (Member Day): • 1 p.m. PST: Member Day Session: Future Direction of RISC-V Cryptography Extensions – Richard Newell, Microchip Technology Inc & Nicholas Bruine, SiFive • 1:30 p.m. PST: Member Day Session: Unprivileged Specification ISA Committee – Krste Asanović, SiFive & Earl Killian, Aril Inc. • 2 p.m. PST: Member Day Session: Discovering the RVV C Intrinsic API v. 1.0 – Eop Chen, SiFive • 3 p.m. PST: Member Day Session: RISC-V N-Trace Specification – An Overview • Tuesday, Nov. 7: • 11:50 a.m. PST: Making LLVM RISC-V Compiler More Performant for Everyone SiFive • 2:35 p.m. PST: Challenges in Porting Android to RISC-V – Samuel Holland, SiFive • Wednesday, Nov. 8: • 9 a.m. PST: Keynote: RISC-V ISA: State of the Union – Krste Asanović, RISC-V founder, SiFIve Chief Architect & RISC-V International BOD

WHO: SiFive WHEN: Nov. 6-8, 2023

Schedule here.

WHERE: RISC-V Summit North America Santa Clara Convention Center 5001 Great America Parkway Santa Clara, California, 95054

Registration for the event is still open, register today.

To schedule a meeting with SiFive onsite at the RISC-V Summit, please email: sifive@racepointglobal.com.

See more information on SiFive’s market-leading RISC-V IP portfolio, please visit SiFive.com.

Read more SiFive news

Upbeat Technology and SiFive Introduce Next-Gen Ultra-Low Power RISC-V MCU with AI Acceleration 
Blog Post
Upbeat Technology and SiFive Introduce Next-Gen Ultra-Low Power RISC-V MCU with AI Acceleration 
Upbeat Technology, a pioneer in ultra-low power compute, voice, and edge AI sensing solutions, and SiFive, Inc., the leading provider of commercial RISC-V processor IP and silicon solutions, announce the UP201/UP301 family MCU, a next-generation dual-core RISC-V microcontroller designed for ultra-low power efficiency.
SiFive 推出全新 RISC-V IP,融合标量、向量与矩阵运算,加速从边缘物联网到数据中心的 AI 应用
Blog Post
SiFive 推出全新 RISC-V IP,融合标量、向量与矩阵运算,加速从边缘物联网到数据中心的 AI 应用
SiFive 今日正式推出第二代 Intelligence™ 系列,进一步强化其在 RISC-V AI IP 领域的技术领先优势。此次发布的五款新产品,专为加速数千种 AI 应用场景中的工作负载而设计。该系列包括两款全新产品——X160 Gen 2 与 X180 Gen 2,以及升级版 X280 Gen 2、X390 Gen 2 和 XM Gen 2。
SiFive 与 Red Hat 合作推动适用于 RISC-V 的 Red Hat Enterprise Linux
Blog Post
SiFive 与 Red Hat 合作推动适用于 RISC-V 的 Red Hat Enterprise Linux
SiFive HiFive Premier P550 上的 Red Hat Enterprise Linux 10 开发者预览版为开发人员提供一个用于优化新型企业与云计算应用程序的平台 RISC-V 的黄金标准 SiFive 宣布与全球领先的企业级开源解决方案供应商 Red Hat 展开合作,携手将 Red Hat Enterprise Linux 支持引入快速发展的 RISC-V 社区。Red Hat Enterprise Linux 10 现已在 SiFive HiFive Premier™ P550 平台上推出开发者预览版本。 SiFive HiFive Premier P550 是一款...