资源与支持

SiFive 新闻中心

August 17, 2023

MEDIA ALERT: SIFIVE’S LEADERSHIP TO KEYNOTE AT THE RISC-V SUMMIT CHINA 2023

WHAT: SiFive will be onsite at the RISC-V Summit China, scheduled for Aug. 23 – 25, 2023 in Beijing. Hosted in partnership with RISC-V International and the Beijing Institute of Open Source Chip (BOSC), SiFive will deliver two keynotes on the future of RISC-V and the latest on SiFive’s high-performance RISC-V processors. SiFive will also host a series of technical sessions focused on RISC-V vectors, ML compilers, hibernation, and more.

At the event, SiFive experts can speak to the company’s broad Core IP portfolio, spanning from high-performance application processors to area-optimized, low-power embedded 64- and 32-bit microcontrollers, to vector processors designed for modern compute requirements and artificial intelligence (AI), and optimized for the specific needs of the automotive industry.

At RISC-V Summit China, global innovators will share technical and business innovation around RISC-V. The summit features a multi-track conference, tutorials, exhibitions and poster sessions. There will be real-time Chinese to English translations for in-person and virtual attendees.

In-person and virtual attendees are encouraged to check out SiFive’s speaking sessions:

Wednesday, 23 August: • 15:20: KEYNOTE: The RISC-V Future is Unlimited: China’s Role with Yunsup Lee • 17:00: KEYNOTE: It Just Keeps Getting Better: RISC-V Processor Performance with Jack Kang

Friday, 25 August: • 09:50: The Story of Getting RISC-V Vector in Linux with Andy Chiu and Zong Li • 14:10: Discovering the RVV C Intrinsics v1.0 with Eop Chen and Kito Cheng • 14:30: Software Components and Methodology for Designing and Optimizing RISC-V ML Compilers – A 3-Year Lesson of Collaboration With OpenXLA with Hong-Rong Hsu and Pen Li • 16:40: Accelerating the Migration from Arm Neon to RISC-V Vectors with Han-Kuan Chen

WHO: SiFive

WHEN: August 23-25, 2023 09:00 - 18:00 CST (23 August 2023) 09:00 – 19:10 CST (24-25 August 2023)

WHERE: RISC-V Summit China Shangri-La Hotel Beijing Beijing

Registration for the in-person and virtual event is open, register today.

About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms have enabled leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

Follow live news and updates from the show floor with the #RISCVSummitChina hashtag on X and LinkedIn.

Read more SiFive news

SiFive 携手 IAR 推动车规级 RISC-V 生态发展,共同促进汽车电子创新
Blog Post
SiFive 携手 IAR 推动车规级 RISC-V 生态发展,共同促进汽车电子创新
SiFive 携手 IAR 推动车规级 RISC-V 生态发展,共同促进汽车电子创新
Quintauris 与 SiFive 宣布合作伙伴关系,共同推进 RISC-V 生态体系发展
Blog Post
Quintauris 与 SiFive 宣布合作伙伴关系,共同推进 RISC-V 生态体系发展
全球 RISC-V 解决方案供应商 Quintauris 今日宣布与领先的 RISC-V 处理器 IP 提供商 SiFive 建立战略合作伙伴关系。
Upbeat Technology and SiFive Introduce Next-Gen Ultra-Low Power RISC-V MCU with AI Acceleration 
Blog Post
Upbeat Technology and SiFive Introduce Next-Gen Ultra-Low Power RISC-V MCU with AI Acceleration 
Upbeat Technology, a pioneer in ultra-low power compute, voice, and edge AI sensing solutions, and SiFive, Inc., the leading provider of commercial RISC-V processor IP and silicon solutions, announce the UP201/UP301 family MCU, a next-generation dual-core RISC-V microcontroller designed for ultra-low power efficiency.
Got a question?

Our AI chatbot can help!

Chat Now