资源与支持

SiFive 新闻中心

April 09, 2018

MEDIA ALERT: SiFive to Speak at Linley Processor Conference

WHO: SiFive, the leading provider of commercial RISC-V processor IP.

WHAT: Jack Kang, vice president of product at SiFive, will present “RISC-V Core IP: From Microcontrollers to Linux” at the Linley Spring Processor Conference 2018. RISC-V has emerged as a compelling alternative to existing ISAs. Recent developments have seen RISC-V products announced for a wide variety of markets, ranging from microcontrollers all the way to vector computing for AI and machine learning. Kang will discuss what makes RISC-V so well suited for these diverse markets. He will also provide an update on current silicon RISC-V devices, market opportunities for RISC-V adoption, upcoming plans for RISC-V, and what this all means for system designers and architects.

SiFive also will demo its latest development board, HiFive Unleashed, during the opening day reception starting at 4:40 p.m. PDT on April 11, 2018.

WHEN: 1:30 to 3 p.m. PDT, Thursday, April 12, 2018

WHERE: The Linley Spring Processor Conference 2018, April 11-12, 2018, at the Hyatt Regency Santa Clara, 5101 Great America Parkway, Santa Clara, Calif. 95054

About SiFive

SiFive is the leading provider of market-ready processor core IP based on the free and open RISC-V instruction set architecture. Founded by RISC-V inventors Andrew Waterman, Yunsup Lee and Krste Asanovic, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital and Osage University Partners. For more information, visit www.sifive.com.

MEDIA CONTACTS

Leslie Clavin
SHIFT Communications for SiFive
415-591-8440
sifive@shiftcomm.com

Read more SiFive news

SiFive 与 AMD 展开合作,优化基于 RISC-V 数据中心服务器的 AMD ROCm
新闻中心
SiFive 与 AMD 展开合作,优化基于 RISC-V 数据中心服务器的 AMD ROCm
本次合作融合了开源软件、AMD ROCm 生态系统的优势以及 RISC-V 开放标准架构的最佳特性,共同赋能下一代数据中心 AI 计算。两家公司将继续评估基于 RISC-V 架构服务器的 ROCm 优化方案,旨在提升处理速度,并在未来支持更多加速应用场景及更大规模的模型。
SiFive 推出 BigSky 开发服务器,加速 RISC-V 挺进数据中心
新闻中心
SiFive 推出 BigSky 开发服务器,加速 RISC-V 挺进数据中心
全新开发平台 SiFive BigSky 搭载 SiFive 最新 RISC-V CPU 技术,可帮助超大规模客户及生态系统合作伙伴开展软件移植、工作负载调优与验证测试等实操工作。
SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
新闻中心
SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
RISC-V 的黄金标准 SiFive, Inc. 今日宣布推出 SiFive Performance™ P570 Gen 3。这是其同类产品中功能最强大、效率最高的乱序执行处理器内核。P570 Gen 3 专为高要求的边缘 AI、高端消费电子及商用物联网应用打造。与广受欢迎的第一代 P550 相比,P570 Gen 3 的性能有着巨大的提升,并提供最新的 RVA23 ISA profile 支持。