资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

October 24, 2024

Exploring the Ongoing Debate: Is RISC-V Rigid or Flexible?

At the RISC-V Summit in North America this week, RISC-V International announced that the RVA23 Profile has been ratified. The fundamental objective behind RVA Profiles is to ensure software portability across hardware implementations.. This announcement reminded me of an important question that Krste Asanović, Co-founder and Chief Architect at SiFive and Chief Architect of RISC-V International, brought up during his 2024 presentations at the RISC-V Summit Europe in Munich and (more recently) at the RISC-V Summit China in Hangzhou. During these sessions, Krste tackled the (much asked) question: is RISC-V flexible or rigid? The answer is “Yes!”

SiFive Party at Levi's Stadium

On the one hand, RISC-V is very flexible. There are many different things a company or individual can do with it. RISC-V was intentionally designed in a modular way such that:

  • It can be extended.
  • A core can be highly tuned for a specific application.

The “so what” from this approach is that the onus is then on that company or individual to deliver the software that supports these customizations. This approach has been successfully implemented by a number of companies, especially for black box applications such as solid state drives (SSD), where the provider of the SSD delivers all of the software that runs on that platform. What this means is that customizations to accelerate encryption functions, data movement, and wear leveling algorithms are not exposed to third-party programmers and programs.

RISC-V also enables companies to build a tightly controlled architecture, featuring (by design) mandated instructions and very few options. For companies that are building a core that is going to run tens of thousands of software packages, this rigidity is needed. The way this is achieved in the RISC-V community is with profiles.

When people raise the topic of fragmentation inside the RISC-V ecosystem, we find that they are confusing these two use cases.

RVA23 mandates a number of capabilities including vector extensions and hardware virtualization support for implementing hypervisors. SiFive has already announced products in its Performance and Intelligence families that are compliant with the RVA23 Profile. One of the strong value propositions behind RISC-V as an open standard is the ability for customers to avoid vendor lock-in, so it is great to see other members of the RISC-V ecosystem aligning behind this key profile. Fundamentally, RVA23 aligns implementations of RISC-V 64-bit application processors that will run rich operating systems (OS) stacks from standard binary OS distributions. Krste has also indicated that with RVA23 and other extensions that are currently in development or under review, RISC-V has caught up with other architectures.

That said, processor architectures have to keep adding features over time to remain competitive. We run into this challenging chicken and egg situation where:

  • Software companies won't support a new function it if nobody has it deployed in field systems;
  • And hardware folks will not deploy it if there is no software support.

In the RISC-V ecosystem, there needs to be an agreement about new architecture features. RISC-V Profiles were designed to resolve this problem. Vendors get together and agree on the roadmap over time of when the features are going to be added to the instruction set. Software vendors must know the mandatory set of features that their software can rely on to be present.

In addition to mandatory functions, profiles state optional elements. There are a few categories of these:

  • Localized options: An example of this are cipher instructions since different ciphers are used in different locations around the world. Since RISC-V is a global standard, we embrace this diversity and enable customers to select the versions that work best for their use cases and go-to-market strategies.

  • Development options: These are options that are early in the life cycle. Usually these relate to new features that are ratified and ones we intend to make mandatory in a subsequent profile. Given the timeline to support a new function, this approach enables the community to start to build support into products for this capability.

  • Expansion options: These are capabilities that are very useful, but also tend to have a large cost. An example of this is matrix extensions. Not every system will want to have these mandated.

  • Transitory: In this case, RISC-V is adding something in for developers to use as a stopgap or to experiment.

RISC-V International and the broader community are also working on RISC-V Platforms. Platforms are a much bigger set of specifications. As an example in the server domain, this is nailing down how a system boots up, how it runs and, potentially most importantly, how these systems will be certified. I will share more about this in a subsequent blog post.

Ian Ferguson
Ian Ferguson
VP Vertical Market and Business Development

Ian Ferguson is the Vice President of Vertical Markets and Business Development at SiFive, where he is responsible for accelerating growth of the company across a range of growth segments including data centers, consumer and automotive market segments. Of particular focus is how artificial intelligence offers an opportunity for industries to shift from incumbent architectures to the RISC-V open standard.

Prior to joining SiFive Ian worked at Lynx Software Technologies as the vice president of marketing at Lynx Software Technologies, responsible for all aspects of the outward-facing presence of the company to its customer, partner, press and analyst communities. Ian was a key part of the team that was responsible for selling the company to OceanSound Partners, a private equity firm. Ian also spent nearly 11 years at Arm, where he held various roles leading teams in vertical marketing, corporate marketing and strategic alliances. Ian is a graduate of Loughborough University (UK) with a bachelor’s degree in electrical and electrical engineering.

Read more Insights from the RISC-V Experts

P570 Gen 3:系统视角
最新文章
P570 Gen 3:系统视角
然而,CPU 的需求横跨性能、功耗和成本等多个维度。在某些细分市场中,需要在不同的功耗与成本约束下实现性能提升。基于这类 CPU 的系统需要可信赖的产品路线图,才能切实交付新的系统能力。尽管部分供应商已退出“低端市场”,SiFive 仍坚持在整条性能曲线上持续创新。本次发布的 P570 Gen 3 Performance IP,旨在为中低端、具备 Linux 能力的系统提供显著的性价比与能效比提升。
SiFive Performance™ P570 Gen 3 深度解析:面向下一代消费级与商用应用的高性能能效设计
最新文章
SiFive Performance™ P570 Gen 3 深度解析:面向下一代消费级与商用应用的高性能能效设计
SiFive 的核心是 RISC-V,这是 SiFive 创始人在公司成立 5 年前发明的指令集架构 (ISA)。SiFive 正持续演进基于 RISC-V 的 IP 基础模块,重新定义并推动各类计算平台的普及化发展。在技术领域,演进并非一串随机变化的时间线,而是一系列精心规划、环环相扣的里程碑。每一步演进都会创造一系列新的环境条件,从而推动下一次更复杂的跨越成为必然。要赢得这场竞赛,关键在于具备适应变化的灵活性与持续创新能力,而这两点正是 SiFive 与 RISC-V 的核心价值观所在。
全力投入:开启增长新篇章
最新文章
全力投入:开启增长新篇章
我们自信地宣布公司发展历程中最重要的里程碑之一:完成 4 亿美元 的融资。本轮融资由 Atreides Management 领投,其他顶级投资机构\*包括 Apollo Global Management、NVIDIA(英伟达)、Point72 Turion 和 T. Rowe Price Investment Management, Inc.,以及现有投资者 Prosperity7 Ventures 和 Sutter Hill Ventures 参投。此次融资使公司估值达到 36.5 亿美元,并将加速 SiFive 的 RISC-V CPU 及 AI IP 解决方案推向数据中心和 AI 基础设施市场的核心地带。