资源与支持

SiFive 新闻中心

June 25, 2018

SiFive Unveils E2 Core IP Series for Smallest, Lowest Power RISC-V Designs

SiFive, the leading provider of commercial RISC-V processor IP, today announced the availability of its E2 Core IP Series, configurable low-area, low-power microcontroller (MCU) cores designed for use in embedded devices. The E2 Series extends SiFive’s product line with two new standard cores, the E21, which provides mainstream performance for MCUs, sensor fusion, minion cores and smart IoT markets; and the E20, the most power-efficient SiFive standard core designed for microcontrollers, IoT, analog mixed signal and finite state machine applications. Additionally, the company announced enhancements to its existing standard E3 and E5 Core IP Series.

The SiFive E20 and E21 are designed for markets that require extremely low-cost, low-power computing, but can benefit from being fully integrated within the RISC-V software ecosystem. Fully compatible with the exact same software stack, tools, compilers and ecosystem vendors as other higher performance SiFive cores, the E2 Series enables these new markets to take advantage of the robust software ecosystem that has been exponentially growing since SiFive first introduced commercial RISC-V cores in 2016. Both cores are fully synthesizable and verified soft IP implementations that scale across multiple design nodes. The new product series provides a variety of new features, including a fully configurable memory map, multiple configurable ports, tightly integrated memory (TIM), fast IO access and a new CLIC interrupt controller for extremely fast interrupt response, hardware prioritization and pre-emption.

Furthermore, SiFive gives designers the ability to configure a SiFive RISC-V Core Series to their specific application needs, with the ability to fine-tune performance, microarchitectural features, area density, memory subsystems and more within a given Core Series. Customers can either directly leverage the silicon-proven standard SiFive Core IP like the E21, or use it as a starting point for their own customizations.

“SiFive’s Core IP is the foundation of the most widely deployed RISC-V cores in the world, and represent the lowest risk and fastest path to customized RISC-V based SoCs,” said Yunsup Lee, co-founder and CTO, SiFive. “Our Core IP Series takes advantage of the inherent scalability of RISC-V to provide a full set of customizable cores for any application - from tiny microcontrollers based on our new E2 Core IP Series to our previously announced, Linux-capable, multicore U Core IP Series.”

In addition to announcing the new E2 Core Series, SiFive also expanded its E3 and E5 Series to support coherent multicore configurations for high-performance embedded applications. In addition to multicore support, the E3 and E5 Series have a new enhanced multiplication unit which allows the E31 and E51 Standard Cores to achieve over 3 CoreMarks/MHz while still using open-source GCC compilers. The E3 and E5 Series are ideal for high-performance, real-time applications such as storage, industrial, modems and networking.

SiFive will demonstrate the E21 at the Design Automation Conference at San Francisco’s Moscone Convention Center through June 27 in the RISC-V Foundation booth, No. 2638. For more information on SiFive’s RISC-V Core IP including full datasheets, specifications and app notes, visit our Core Designer Page.

About SiFive

SiFive is the leading provider of market-ready processor core IP based on the RISC-V instruction set architecture. Led by a team of industry veterans and founded by the inventors of RISC-V, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital, Osage University Partners and Chengwei Capital, along with strategic partners Huami, SK Telecom, Western Digital and Intel Capital. For more information, visit www.sifive.com.

MEDIA CONTACTS

Stephanie Chan
SHIFT Communications for SiFive
sifive@shiftcomm.com

Read more SiFive news

Upbeat Technology and SiFive Introduce Next-Gen Ultra-Low Power RISC-V MCU with AI Acceleration 
Blog Post
Upbeat Technology and SiFive Introduce Next-Gen Ultra-Low Power RISC-V MCU with AI Acceleration 
Upbeat Technology, a pioneer in ultra-low power compute, voice, and edge AI sensing solutions, and SiFive, Inc., the leading provider of commercial RISC-V processor IP and silicon solutions, announce the UP201/UP301 family MCU, a next-generation dual-core RISC-V microcontroller designed for ultra-low power efficiency.
SiFive 推出全新 RISC-V IP,融合标量、向量与矩阵运算,加速从边缘物联网到数据中心的 AI 应用
Blog Post
SiFive 推出全新 RISC-V IP,融合标量、向量与矩阵运算,加速从边缘物联网到数据中心的 AI 应用
SiFive 今日正式推出第二代 Intelligence™ 系列,进一步强化其在 RISC-V AI IP 领域的技术领先优势。此次发布的五款新产品,专为加速数千种 AI 应用场景中的工作负载而设计。该系列包括两款全新产品——X160 Gen 2 与 X180 Gen 2,以及升级版 X280 Gen 2、X390 Gen 2 和 XM Gen 2。
SiFive 与 Red Hat 合作推动适用于 RISC-V 的 Red Hat Enterprise Linux
Blog Post
SiFive 与 Red Hat 合作推动适用于 RISC-V 的 Red Hat Enterprise Linux
SiFive HiFive Premier P550 上的 Red Hat Enterprise Linux 10 开发者预览版为开发人员提供一个用于优化新型企业与云计算应用程序的平台 RISC-V 的黄金标准 SiFive 宣布与全球领先的企业级开源解决方案供应商 Red Hat 展开合作,携手将 Red Hat Enterprise Linux 支持引入快速发展的 RISC-V 社区。Red Hat Enterprise Linux 10 现已在 SiFive HiFive Premier™ P550 平台上推出开发者预览版本。 SiFive HiFive Premier P550 是一款...