资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

May 30, 2019

The Design Revolution in Europe: Highlights From the SiFive Tech Symposiums

We just wrapped up our six-city tour in Europe, which included Cambridge, Grenoble, Stockholm, Moscow, Munich and Amsterdam. Together with our co-hosts, Qamcom, Syntacore, Imagination Technologies and Mentor; and ecosystem partners, Rambus, IAR Systems, UltraSoC, Antmicro, SecureRF, Credo and lowRISC, we engaged with over 500 responses/registrations throughout the tour.

One of the highlights was having people from the audience come onto the stage and use SiFive's Core Designer to build their own customized CPU core on the fly. They were able to accomplish this task very quickly and easily and also walk away with a design that will deliver the precise results they wanted.

Another highlight was hearing about the RISC-V based research taking place at Europe's premier academic institutions. We heard from lecturers, professors, researchers and students from many schools including the University of Cambridge Computer Laboratory, the LCIS Laboratory at the Grenoble Institute of Technology (Grenoble INP), KTH at The Royal Institute of Technology, Ivannikov Institute for System Programming of the Russian Academy of Sciences (ISP RAS), and Munich University of Applied Sciences.

We were incredibly happy to share the stage with our co-hosts and ecosystem partners, and to have them share their ideas, innovations and solutions. The level of interactive engagement between the presenters and audience is always inspiring. As you can see in the photos, there was a lot of energy and collaboration, which of course is the cornerstone of the RISC-V ISA. These events have also proven to be an excellent opportunity for showcasing the SaaS-based approach that is democratizing access to the custom cores, design platforms and custom SoC solutions for emerging applications.

We'd like to thank each of our co-hosts and partners for joining us in fostering education, innovation, networking and idea sharing within the global open-source community. We are grateful for their support and to share in the collaborative success that open source brings to the hardware community.

Throughout the month of June, we are hosting SiFive Tech Symposiums in the Asia-Pacific region and Australia. To learn more, or to register for the event closest to you, please visit sifivetechsymposium.com. Image Title Image Title Image Title Image Title Image Title Image Title Image Title Image Title Image Title Image Title Image Title

Read more Insights from the RISC-V Experts

X100 系统安全防护:RISC-V 边缘端的 AI
Blog Post
X100 系统安全防护:RISC-V 边缘端的 AI
边缘 AI 是多种技术的融合,包括人工智能、物联网、边缘计算和嵌入式系统。它们共同发挥关键作用,使智能处理和决策能够在网络边缘实现。边缘 AI 利用嵌入式算法监控远程系统的活动,并处理由传感器及其他数据采集装置收集的非结构化数据,如温度、语言、脸部、运动、图像、距离及其他模拟输入信号。
在智能加速器上构建 AI 的未来 
Blog Post
在智能加速器上构建 AI 的未来 
在之前的《本地 AI 的完美解决方案》文章中,我们介绍了 SiFive Intelligence X100 产品系列的部分高层设计理念,并展示了与其他成熟厂商的性能对比。我们还讨论了 AI 市场的快速创新,以及这如何使设计“完美”的硬件加速器变得极具挑战性。而从客户那里可以看到的是,他们希望在加速器之外配备一个可编程的前端,我们称之为加速器控制单元(ACU)。这使得客户能将更多精力(和研发支出)集中在加速器的数据处理能力上,而控制和管理功能则交由 SiFive 基于 RISC-V 的方法来实现。
赋能远端边缘的 AI 创新
Blog Post
赋能远端边缘的 AI 创新
当前行业的焦点,更多投向那些能够将数据中心 AI 性能推向更高峰的硬件技术上。在 HotChips 2025 大会期间,对超大规模计算性能提升的需求占据绝大多数议程,而功能强大的大型芯片则成为了焦点。
Got a question?

Our AI chatbot can help!

Chat Now