资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

April 17, 2018

Dover Microsystems Brings Real-Time Chip Security to SiFive’s DesignShare

Boy have we been busy. Over the last few months, our DesignShare ecosystem has continued to expand, and, this week, we were excited to welcome Dover Microsystems into the program.

Through DesignShare, developers now have access to Dover Microsystems’ CoreGuard Silicon IP, which enables processors to defend themselves in real-time from all network-based attacks. CoreGuard prevents illegal instructions from executing before any damage can be done. Its security rules define the difference between legal and illegal instructions, and can be customized to meet the needs of a wide variety of systems.

Since we launched DesignShare in August, we’ve added several silicon and hardware IP to the DesignShare economy. Today, system designers can find and access the following technologies:

  • Cryptography technology by Rambus
  • Embedded analytics IP by UltraSoC
  • Embedded FPGA IP by Flex Logix
  • Embedded memory by eMemory
  • Precision PLL and SERDES IP by Analog Bits
  • Low-power GPU IP by Think Silicon
  • USB 3.1 IP by Corigine
  • Serial interconnect IP blocks by Mobiveil
  • And now, CoreGuard Silicon IP by Dover Microsystems

Each company participating in DesignShare shares SiFive’s passion for and vision to lower the barriers to entry that traditionally have blocked users from developing custom silicon. We’re excited to bring our visions together to lead the revolution of open source hardware.

Are you interested in being a part of the revolution? Let’s talk!

Learn more about Dover Microsystems’ participation in DesignShare.

Read more Insights from the RISC-V Experts

X100 系统安全防护:RISC-V 边缘端的 AI
Blog Post
X100 系统安全防护:RISC-V 边缘端的 AI
边缘 AI 是多种技术的融合,包括人工智能、物联网、边缘计算和嵌入式系统。它们共同发挥关键作用,使智能处理和决策能够在网络边缘实现。边缘 AI 利用嵌入式算法监控远程系统的活动,并处理由传感器及其他数据采集装置收集的非结构化数据,如温度、语言、脸部、运动、图像、距离及其他模拟输入信号。
在智能加速器上构建 AI 的未来 
Blog Post
在智能加速器上构建 AI 的未来 
在之前的《本地 AI 的完美解决方案》文章中,我们介绍了 SiFive Intelligence X100 产品系列的部分高层设计理念,并展示了与其他成熟厂商的性能对比。我们还讨论了 AI 市场的快速创新,以及这如何使设计“完美”的硬件加速器变得极具挑战性。而从客户那里可以看到的是,他们希望在加速器之外配备一个可编程的前端,我们称之为加速器控制单元(ACU)。这使得客户能将更多精力(和研发支出)集中在加速器的数据处理能力上,而控制和管理功能则交由 SiFive 基于 RISC-V 的方法来实现。
赋能远端边缘的 AI 创新
Blog Post
赋能远端边缘的 AI 创新
当前行业的焦点,更多投向那些能够将数据中心 AI 性能推向更高峰的硬件技术上。在 HotChips 2025 大会期间,对超大规模计算性能提升的需求占据绝大多数议程,而功能强大的大型芯片则成为了焦点。
Got a question?

Our AI chatbot can help!

Chat Now