资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

March 19, 2019

Freedom Everywhere — Back for Everyone!

HiFive1 Rev B: The Second Generation HiFive1 Dev Board and the Freedom Everywhere SoC, FE310

When SiFive launched the FE310 and HiFive1 in 2016, the product received a very warm and enthusiastic reception. The project received much more attention and traction than we could have ever hoped for. We were nominated for two ACE awards and the HiFive1 team won “Design Team of the Year.”

In the short period of time since we launched the HiFive1, we have seen new RTOSes, software stacks, toolchains, debuggers, mechanical cases, and dev kits in different form factors. SiFive is proud to see the growth of the RISC-V Revolution alongside fellow RISC-V Foundation platinum members such as Western Digital, Microchip, Google, Samsung, and NVIDIA. We want to thank the community for openly embracing the FE310 and HiFive1 and helping us to drive the adoption of the free and open RISC-V ISA.

Last week, we launched an upgraded Freedom Everywhere SoC and corresponding development kit, the HiFive1 Rev B, powered by SiFive’s E31 CPU, the FE310-G002. A small yet mighty 68 mm x 51 mm, the HiFive1 Rev B can connect to Arduino-compatible accessories and is a great platform for real-time embedded applications.

Here’s what’s new . . .

In the chip, the FE310-G002, we have added:

  • One hardware I2C
  • An additional UART for a total of 2 UARTs
  • An upgrade to RISC-V Debug Specification 0.13
  • Always-on domain at 3.3V
  • The ability to power-off the core power (1.8V) during sleep mode.

On the board, the HiFive1 Rev B, we:

  • Added a Wi-Fi/Bluetooth module to enable more connected applications for FE310
  • Upgraded the USB debug to a Segger J-Link
  • Enabled USB drag-and-drop flash programming
  • Removed the bidirectional level shifters, enabling the FE310 to drive the I/O pins (3.3V only) directly
  • Changed to a 4 MB QSPI NOR from ISSI

Optimization and power savings at the edge for IoT devices also necessitate that developers not be unnecessarily frustrated by walled-off gardens. Critically, The FE310 is the first open source, commercially available RISC-V SoC.

Since 2016, the most frequently requested feature for our next embedded dev board has been wireless networking connectivity. On the HiFive1 Rev B, we have added a Wi-Fi / Bluetooth module from Espressif to enable the community to use the FE310 as a truly connected IoT device.

Another new feature that we have enabled in partnership with Segger is the drag-and-drop flash programming. When the HiFive1 Rev B is plugged into a PC, it appears as a mass storage device and you can copy your compiled binary (hex) directly to the board. This dramatically simplifies the re-programming of the HiFive1 Rev B.

We also have enabled Zephyr RTOS to run on the FE310 and HiFive1 Rev B. All HiFive1 Zephyr apps are forward-compatible. With Zephyr RTOS, you get a complete execution environment with portable peripheral drivers for all hardware on the board. Zephyr’s SDK removes the pain points of toolchain management, as all the tools needed for porting are provided. Everything that Zephyr has to offer is available on our platform thereby allowing us to ship silicon and boards that run a full-featured, well-supported, community-driven real time operating system.

We are proud of our robust little MCU and we hope that you will like it, too. The support of the open-source community has helped us build the most open commercial hardware available. Our dream has always been to democratize access to custom silicon and hardware. We absolutely cannot wait to see what new applications the HiFive1 Rev B and FE310 will be used for. We are especially excited to see how people might make the best use of the ability to power-off the core power during sleep mode. Optimizing power usage is a key feature for any IoT or connected device. We are thrilled to be able to put upgraded hardware and capabilities into the hands of all the innovators and RISC-V revolutionaries out there.

Read more about HiFive1 Rev B here.

Let us know what you come up with on Twitter or LinkedIn!

Read more Insights from the RISC-V Experts

X100 系统安全防护:RISC-V 边缘端的 AI
Blog Post
X100 系统安全防护:RISC-V 边缘端的 AI
边缘 AI 是多种技术的融合,包括人工智能、物联网、边缘计算和嵌入式系统。它们共同发挥关键作用,使智能处理和决策能够在网络边缘实现。边缘 AI 利用嵌入式算法监控远程系统的活动,并处理由传感器及其他数据采集装置收集的非结构化数据,如温度、语言、脸部、运动、图像、距离及其他模拟输入信号。
在智能加速器上构建 AI 的未来 
Blog Post
在智能加速器上构建 AI 的未来 
在之前的《本地 AI 的完美解决方案》文章中,我们介绍了 SiFive Intelligence X100 产品系列的部分高层设计理念,并展示了与其他成熟厂商的性能对比。我们还讨论了 AI 市场的快速创新,以及这如何使设计“完美”的硬件加速器变得极具挑战性。而从客户那里可以看到的是,他们希望在加速器之外配备一个可编程的前端,我们称之为加速器控制单元(ACU)。这使得客户能将更多精力(和研发支出)集中在加速器的数据处理能力上,而控制和管理功能则交由 SiFive 基于 RISC-V 的方法来实现。
赋能远端边缘的 AI 创新
Blog Post
赋能远端边缘的 AI 创新
当前行业的焦点,更多投向那些能够将数据中心 AI 性能推向更高峰的硬件技术上。在 HotChips 2025 大会期间,对超大规模计算性能提升的需求占据绝大多数议程,而功能强大的大型芯片则成为了焦点。
Got a question?

Our AI chatbot can help!

Chat Now