资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

October 19, 2018

Last Week in RISC-V: October 19, 2018

It's been another week, which means it's time to find another host for "Last Week in RISC-V". This week we're going to attempt a blog at riscv.org, which will hopefully be a good long-term home for this series of articles.

As usual, you can find this week's entry on GitHub.

glibc Floating-Point Test Suite

As part of the RV32I glibc submission process, Zong from Andes has submitted a glibc patch set to fix a generic floating-point bug that crosses the boundary between GCC and glibc. There's been a bit of feedback that, quite honestly, I don't understand -- the combination of floating-point and glibc macros pretty much guarantees that I won't be able to read the diff.

Luckily, it appears some smart glibc maintainers have figured out what's going on and have helped Zong work through some issues. I look forward to the v2 patch set!

binutils-2.31.1 Backports

Kito from Andes has backported a handful of fixes RISC-V specific fixes to binutils-2.31.1. The most important fix here is to avoid generating incorrect executables with PC-relative relocations that have addends, as was discussed in a previous post. Like usual, anyone distributing RISC-V toolchains should update.

Floating-Point Support in ptrace()

Jim has submitted a patch to add floating-point support to our ptrace() implementation. There are some interface issues in this version, but I'm sure they'll get ironed out in time for the 4.20 merge window.

MUSL Support in riscv-gnu-toolchain

Nick Kossifidis has opened a PR to add support for MUSL to `riscv-gnu-toolchain', which should be useful for anyone working on our MUSL port. We're not upstream there yet, but reading the patches that Michael Clark sent upstream is still on my TODO list!

HiFive Unleashed Linux Drivers

Paul has posted a driver for the sifive,uart0 serial controller as well as the associated device tree binding to the Linux mailing lists. There are some issues, but hopefully they'll get resolved soon.

Additionally, Atish has a patch set containing drivers for our GPIO and PWM controller that was posted to the list last week.

Events

Read more Insights from the RISC-V Experts

Building the Future of AI on Intelligent Accelerators
Blog Post
Building the Future of AI on Intelligent Accelerators
The Accelerator Control Unit (ACU) is a popular use case for our new Intelligence products, learn why in this in depth look.
赋能远端边缘的 AI 创新
Blog Post
赋能远端边缘的 AI 创新
当前行业的焦点,更多投向那些能够将数据中心 AI 性能推向更高峰的硬件技术上。在 HotChips 2025 大会期间,对超大规模计算性能提升的需求占据绝大多数议程,而功能强大的大型芯片则成为了焦点。
本地 AI 的完美解决方案
Blog Post
本地 AI 的完美解决方案
近年来,AI 一直是科技行业的焦点。随着 RISC-V 的快速发展,SiFive 通过我们的 Intelligence IP 家族取得了领先地位,提供了一个基于单一 ISA 的可扩展计算平台,并具备根据特定 AI 工作负载进行定制的能力。