资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

September 21, 2018

Last Week in RISC-V: Sept 21, 2018

Introduction to Linux Kernel Development

For those of you interested in getting involved in the RISC-V Linux kernel porting effort, I wrote a short email that links to the various sources of information that might help people get started.

Developer Room at FOSDEM

I submitted a proposal for a RISC-V developer room at FOSDEM next February. Last year our talk went great and a room was suggested, so I anticipate this will be accepted. We should officially hear back about the submission by the end of the month. Thanks to Karsten for starting the thread that got the discussion started.

RISC-V Buildroot Patch Submission

Thanks to Mark Corbin from Embecosm for contributing this section

I have a (hopefully final) set of patches out for RISCV-64 support on Buildroot - see http://lists.busybox.net/pipermail/buildroot/2018-September/230689.html

Until these patches make it into the repository... a version based on Buildroot 2018.08-rc1 is available at https://github.com/riscv/riscv-buildroot - see the github wiki for details.

32-bit time_t on RISC-V Systems

As part of submitting the C-SKY Linux kernel port (which I pay attention to because they used the RISC-V port as a template), Arnd Bergmann brought up the possibility of C-SKY submitting a Linux port free of 32-bit time_t interfaces. I'd recently talked to some of the glibc folks about this and we're hoping that the RISC-V port can be free of 32-bit time_t as well, and it's looking like things might line up to do so for us. There's more information available as part of my hijack of the C-SKY patch review thread.

The official position here is that our 32-bit kernel ABI is not stable, because we haven't submitted our glibc port yet. This has been discussed with the Linux community and they seem OK with it, hopefully we'll soon have an upstream 32-bit glibc port so we can officially declare ABI stability!

RISC-V Microconference at Linux Plumbers

Atish's RISC-V Microconference has officially been accepted as part of Linux Plumbers.

Events

Contributing to "Last Week in RISC-V"

Like everything else in the RISC-V ecosystem, this won't be possible as just a one-man effort. I'm hosting the sources at github.com/sifive/last-week-in-risc-v, so if you're comfortable editing them feel free to open a pull request. If you don't want to get involved in GitHub then you're also welcome to just mail me patches or blurbs for inclusion and I can merge them together.

I don't really have any specific criteria as to what will or won't be included. Part of the reason I'm doing this is that the RISC-V ecosystem has started to get big enough that there are huge sections of it that I know nothing about, so I think the starting criteria will be "anything I'm interested enough in to want to read" and we'll just go from there!

Read more Insights from the RISC-V Experts

X100 系统安全防护:RISC-V 边缘端的 AI
Blog Post
X100 系统安全防护:RISC-V 边缘端的 AI
边缘 AI 是多种技术的融合,包括人工智能、物联网、边缘计算和嵌入式系统。它们共同发挥关键作用,使智能处理和决策能够在网络边缘实现。边缘 AI 利用嵌入式算法监控远程系统的活动,并处理由传感器及其他数据采集装置收集的非结构化数据,如温度、语言、脸部、运动、图像、距离及其他模拟输入信号。
在智能加速器上构建 AI 的未来 
Blog Post
在智能加速器上构建 AI 的未来 
在之前的《本地 AI 的完美解决方案》文章中,我们介绍了 SiFive Intelligence X100 产品系列的部分高层设计理念,并展示了与其他成熟厂商的性能对比。我们还讨论了 AI 市场的快速创新,以及这如何使设计“完美”的硬件加速器变得极具挑战性。而从客户那里可以看到的是,他们希望在加速器之外配备一个可编程的前端,我们称之为加速器控制单元(ACU)。这使得客户能将更多精力(和研发支出)集中在加速器的数据处理能力上,而控制和管理功能则交由 SiFive 基于 RISC-V 的方法来实现。
赋能远端边缘的 AI 创新
Blog Post
赋能远端边缘的 AI 创新
当前行业的焦点,更多投向那些能够将数据中心 AI 性能推向更高峰的硬件技术上。在 HotChips 2025 大会期间,对超大规模计算性能提升的需求占据绝大多数议程,而功能强大的大型芯片则成为了焦点。
Got a question?

Our AI chatbot can help!

Chat Now