资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

September 07, 2018

Last Week in RISC-V: Sept 7, 2018

This is the last version of "Last Week in RISC-V" that I plan on sending to the various mailing lists, as we'll be posting the rest of them on SiFive's Blog. I didn't get any contributions, but I also haven't gotten through my email yet -- sorry if I missed anything that's been sent it, but I'm not too far behind so I should have everything read from this week by the end of next week.

Linux 4.19-rc3

On Tuesday I tagged my pull request for Linux 4.19-rc3, which contains what I hope to be the final RISC-V patch for 4.19. The patch itself is fairly boring: it just removes some broken and obsolete code related to our initramfs support that causes initramfses to start working on RISC-V systems. The exciting part here is that this was found by Guenter Roeck while he was bringing up his CI system, which means we now have CI running on RISC-V Linux targets!

It's now time to start testing Linux 4.19 on RISC-V systems, let's see if we can shake out whatever bugs are there before the release.

Support for IMAC Systems in Linux

The RISC-V glibc port has supported ABIs without floating-point units since our original patch submission, but we have yet to properly support these systems natively in Linux due to a handful of problems with our port. Alan Kao from Andes recently published version 7 of his patch set that enables support for systems without the F or D extension in our Linux port.

Since these are fairly major patches and we're outside the merge window I've added them to our linux-next branch, which means they should get merged during the 4.20 merge window in about 6 weeks. If anyone is interested in testing them out on FPU-free hardware (real or emulated) now is a good time. I'll let the patches bake for a bit before merging them into riscv-linux-4.18.

GNU Tools Cauldron Trip Report

I'm attending the GNU Tools Cauldron in Manchester this weekend, and while we've only been through the first few sections it's already been great so far. The pair of RISC-V events, a general BoF as well as a vector specific one, went well. Attendees of the cauldron have been fairly receptive to RISC-V as an ISA -- we've crossed that hurdle where people generally now know what RISC-V is, which is great.

The vector extension talk was particularly timely, as it's starting to become time to begin work in earnest on a GCC implementation of the RISC-V vector extension. While we're a bit of a way off from having a finalized V extension we at least do know that there's a fairly significant amount of work to be done in the toolchain to fully support the RISC-V vector extension.

HiFive Unleashed Bootloader Release

Thanks to a bunch of hard work from Troy, we have officially released an open source of the first two bootloader stages that come on the HiFive Unleashed board. More info can be seen in Troy's blog post, An Open Source Release of the Freedom U540-C000's Bootloader, along with a competition to reproduce the exact binary of the zero-stage bootloader in the mask ROM on the FU540-C000.

It's a timely release as well: I'm at the GNU Tools Cauldron today, and when I was asked if we were planning on releasing the bootloader source I could finally say "yes"!

Read more Insights from the RISC-V Experts

Building the Future of AI on Intelligent Accelerators
Blog Post
Building the Future of AI on Intelligent Accelerators
The Accelerator Control Unit (ACU) is a popular use case for our new Intelligence products, learn why in this in depth look.
赋能远端边缘的 AI 创新
Blog Post
赋能远端边缘的 AI 创新
当前行业的焦点,更多投向那些能够将数据中心 AI 性能推向更高峰的硬件技术上。在 HotChips 2025 大会期间,对超大规模计算性能提升的需求占据绝大多数议程,而功能强大的大型芯片则成为了焦点。
本地 AI 的完美解决方案
Blog Post
本地 AI 的完美解决方案
近年来,AI 一直是科技行业的焦点。随着 RISC-V 的快速发展,SiFive 通过我们的 Intelligence IP 家族取得了领先地位,提供了一个基于单一 ISA 的可扩展计算平台,并具备根据特定 AI 工作负载进行定制的能力。